HW-V5-ML561-UNI-G【PDF 27/140 页】EVALUATION PLATFORM VIRTEX-5

您好，
买卖IC网欢迎您。
请登录
免费注册

23页 24页 25页 26页 [27页]28页 29页 30页 31页

R

External Interfaces

External Interfaces

The external interfaces of the Virtex-5 FPGA ML561 Development Board are described in

this section.

RS-2 3 2

The ML561 board provides an RS-232 serial interface using a Maxim MAX3316ECUP

device. The maximum speed of this device is 460 Kbps.

Hooks are provided to connect and disconnect FPGAs to the RS-232 serial interface, by

placing jumpers on headers based on the FPGA involved in the communication. Only one

FPGA is allowed in the communication, and others must be disconnected before operation.

The ML561 toolkit CD contains code to implement a UART core in one FPGA for

interfacing with a host PC.

The RS-232 interface is accessible through a male DB-9 serial connector (P73).

Table 3-8:

RS-232 Jumper Settings

To Connect FPGA # to

DB-9 (P73)

FPGA #1

FPGA #2

FPGA #3

TX

P52 Pin 2 -> P52 Pin 1

P52 Pin 2 -> P51 Pin 1

P52 Pin 2 -> P52 Pin 3

RX

P53 Pin 2 -> P53 Pin 1

P53 Pin 2 -> P54 Pin 1

P53 Pin 2 -> P53 Pin 3

USB

Full-speed (12 Mbps) USB functionality is proved using a Silicon Laboratories CP2102-GM

USB to RS-232 Bridge. RS-232 and USB signals are converted between one another so a

RS-232 core needs to be implemented in the FPGA for communication. A level translator is

used to convert between the 2.5V I/O of the FPGA and the 3.3V I/O the CP2102 uses.

Hooks are provided to connect and disconnect FPGAs to the USB connection, by placing

jumpers on headers based on the FPGA involved in the communication. Only one FPGA is

allowed in the communication, and others must be disconnected before operation.

The USB interface is accessible through a female ‘A’ USB connector (J29).

Table 3-9:

USB Jumper Settings

To Connect FPGA # to DB-9

(J29)

FPGA #1

FPGA #2

FPGA #3

TX

P36 Pin 2 -> P36 Pin 1

P36 Pin 2 -> P35 Pin 1

P36 Pin 2 -> P36 Pin 3

RX

P22 Pin2 -> P22 Pin 1

P22 Pin2 -> P23 Pin 1

P22 Pin2 -> P22 Pin 3

Clocks

The ML561 board contains a 200 MHz LVPECL clock oscillator and connectors for external

clock inputs for use as system clocks (J19 and J20). The GTP transceivers use their own

clock source that can be provided through SMA connectors on the board (J16 and J21).

Virtex-5 FPGA ML561 User Guide

UG199 (v1.2.1) June 15, 2009

27

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

我的联系方式

*

*

*

相关PDF资料

I-JET JTAG ARM DEBUGGING PROBE

IAC24A INPUT MODULE AC 5MA 24VDC

IAC5EQ INPUT MODULE AC 10MA 5VDC

IB8RM SURGE SUPP 8OUT 12'CORD W/REMOTE

IBAR12-20T SURGE SUPPRSSR 20A 12OUT RACKMNT

IBAR12/20ULTRA SURGE SUPPRSSR 20A 12OUT RACKMNT

IBAR12ULTRA SURGE SUPPRSSR 15A 12OUT RACKMNT

IBAR12 SURGE SUPPRSSR 15A 12OUT RACKMNT

相关代理商/技术参数

HW-V5-ML561-UNI-G-J 功能描述:EVALUATION PLATFORM VIRTEX-5 RoHS:是类别:编程器，开发系统 >> 通用嵌入式开发板和套件（MCU、DSP、FPGA、CPLD等）系列:Virtex®-5 LXT 产品培训模块:Blackfin® Processor Core Architecture Overview Blackfin® Device Drivers Blackfin® Optimizations for Performance and Power Consumption Blackfin® System Services 特色产品:Blackfin? BF50x Series Processors 标准包装:1 系列:Blackfin® 类型:DSP 适用于相关产品:ADSP-BF548 所含物品:板，软件，4x4 键盘，光学拨轮，QVGA 触摸屏 LCD 和 40G 硬盘配用:ADZS-BFBLUET-EZEXT-ND - EZ-EXTENDER DAUGHTERBOARDADZS-BFLLCD-EZEXT-ND - BOARD EXT LANDSCAP LCD INTERFACE 相关产品:ADSP-BF542BBCZ-4A-ND - IC DSP 16BIT 400MHZ 400CSBGAADSP-BF544MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542KBCZ-6A-ND - IC DSP 16BIT 600MHZ 400CSBGAADSP-BF547MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF548BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF547BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF544BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF542BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGA

HW-V5-PCIE2-UNI-G 功能描述:KIT DEV PCIEXPRESS GTX VIRTEX5 RoHS:是类别:编程器，开发系统 >> 通用嵌入式开发板和套件（MCU、DSP、FPGA、CPLD等）系列:Virtex® -5 产品培训模块:Blackfin® Processor Core Architecture Overview Blackfin® Device Drivers Blackfin® Optimizations for Performance and Power Consumption Blackfin® System Services 特色产品:Blackfin? BF50x Series Processors 标准包装:1 系列:Blackfin® 类型:DSP 适用于相关产品:ADSP-BF548 所含物品:板，软件，4x4 键盘，光学拨轮，QVGA 触摸屏 LCD 和 40G 硬盘配用:ADZS-BFBLUET-EZEXT-ND - EZ-EXTENDER DAUGHTERBOARDADZS-BFLLCD-EZEXT-ND - BOARD EXT LANDSCAP LCD INTERFACE 相关产品:ADSP-BF542BBCZ-4A-ND - IC DSP 16BIT 400MHZ 400CSBGAADSP-BF544MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542KBCZ-6A-ND - IC DSP 16BIT 600MHZ 400CSBGAADSP-BF547MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF548BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF547BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF544BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF542BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGA

HW-VID-KIT 功能描述:可编程逻辑 IC 开发工具 Lattice Video Interface Kit RoHS:否制造商:Altera Corporation 产品:Development Kits 类型:FPGA 工具用于评估:5CEFA7F3 接口类型: 工作电源电压:

HW-VL1 制造商:IDEC CORPORATION 功能描述:BARRIER

HW-VL2 制造商:IDEC Corporation 功能描述:COVER;HW FNGR SAFE CONTAC CVR 制造商:IDEC CORPORATION 功能描述:HW FNGR SAFE CONTAC CVR

HW-VL3 制造商:IDEC Corporation 功能描述: 制造商:IDEC Corporation 功能描述:Replacs TW-VL3 FNGR SAF

HWW-X030T-10015Z-H1 制造商:P-TEC 制造商全称:P-tec Corporation 功能描述:X30T RGB LED Wall Washers

HWW-X030T-10015Z-H2 制造商:P-TEC 制造商全称:P-tec Corporation 功能描述:X30T RGB LED Wall Washers